What is additive latency -Posted CAS and additive latency are two new technologies which work hand in hand to eliminate data collisions within memory. With posted CAS and additive latency, a read command is issued immediately after the activate command, then this read command is delayed internally by a predetermined amount of clock cycles (hence additive latency) before being executed. As this action is done without need for an additional command, no collision will occur.

RAMpedia is a DRAM memory encyclopedia and reference tool
to help computer hardware board designers with DRAM memory subsystems.
This information is provided as a courtesy by Virtium Technology.
www.virtium.com